AMENDMENTS TO THE CLAIMS

This Listing of Claims replaces all prior versions, and listings, of claims in the application:

Listing of Claims:

- 1. (Cancelled)
- (Currently Amended) The method of claim 4-1, wherein the step of identifying a 2. clock gearing ratio further comprises:

selecting a gearing ratio from a predetermined set of gearing ratios.

(Currently Amended) The method of claim 4-1, wherein the step of providing the 3. source data stream as a destination data stream at the destination clock frequency further comprising:

delaying a source data unit; and

outputting the source data unit as a destination data unit during a clock cycle associated with the destination clock frequency.

(Currently Amended) The method of claim I, wherein the step of providing the source data stream as a destination data stream at the destination clock frequency further comprises: A method, comprising:

identifying a source clock frequency having a source clock period; identifying a destination clock frequency having a destination clock period; identifying a clock gearing ratio corresponding to the source and destination clock

receiving a source data stream at the source clock frequency, wherein the data stream is comprised of a plurality of source data units:

providing the source data stream as a destination data stream at the destination clock frequency; and

providing the destination data stream on a plurality of data outputs such that each received source data unit is provided as a destination data unit in the next destination clock period.

1711756_i doc

frequencies;

- 5. (Currently Amended) The method of claim 4-1, wherein the gearing ratio represents a first number of source clock periods that occur in substantially the same time period as a second number of destination clock periods.
 - 6. (Currently Amended) The method of claim 4-1, further comprising: providing data representative of the clock period in which a data unit is output.
- 7. (Currently Amended) The method of claim 4-1, further comprising: outputting a first received source data unit as a first destination data unit in the next available destination clock period.
- 8. (Currently Amended) The method of claim 1, further A method comprising: identifying a source clock frequency having a source clock period; identifying a destination clock frequency having a destination clock period; identifying a clock gearing ratio corresponding to the source and destination clock frequencies;

receiving a source data stream at the source clock frequency, wherein the data stream is composed of a plurality of source data units;

providing the source data stream as a destination data stream at the destination clock frequency; and

outputting a first received source data unit and a second received source data unit as a first destination data unit and a second destination data unit in the next available destination clock period on a first destination output and a second destination output.

(Currently Amended) The method of claim 4-1, further comprising:
 receiving a first source data unit on a first source input and a second source data unit on a
second source input;

providing the first source data unit as a first destination data unit in the next available destination clock period on a first destination output;

providing the second source data unit as a second destination data unit in a successive destination clock period on the first destination output.

10. (Original) A system, comprising:a first data input for receiving input data clocked by a source clock;

a first output selector adapted to direct selected received input data to a first output as first output data;

a second output selector adapted to direct selected received input data to a second output as second output data;

- a first clock gear register adapted to control the first output selector;
- a second clock gear register adapted to control the second output selector;

wherein the first and second clock gear registers provide data representative of the destination clock periods in which data is output to the first and second outputs.

- 11. (Original) The system of claim 10, wherein the clock gear registers are programmable to provide customized gearing changes without system modification.
 - 12. (Ongmal) The system of claim 10, further comprising:
- a destination clock phase counter in communication with the clock gear registers and adapted to monitor the destination clock phase and to communicate the clock phase to the clock gear registers.
- 13. (Original) The system of claim 12, wherein the destination clock phase counter resets based on the status of a phase signal.
 - 14. (Original) The system of claim 12, further comprising:
- a source clock phase counter adapted to monitor the source clock phase and to direct input data to the output selectors.
 - 15. (Original) The system of claim 14, further comprising:
- a phase selector in communication with the source clock phase counter for identifying the source clock phase and associating input data received during a source clock phase with the source clock phase.
- 16. (Original) The system of claim 14, wherein the source clock phase counter resets based on the state of a phase signal.
 - 17. (Original) The system of claim 10, further comprising a core logic unit.
 - 18. (Original) The system of claim 10, further comprising a memory device.
 - 19-27. (Cancelled)